R09

Code No: C0509

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD M. Tech I Semester Examinations March/April-2011 ADVANCED COMPUTER ARCHITECTURE (COMPUTER SCIENCE)

Time: 3hours Max.Marks:60

Answer any five questions All questions carry equal marks

- - -

1.a) b)	Explain Amdahl's law. Explain various addressing modes.	[12]
- /	—- 	LJ
2.	Explain the classic five-state pipeline for a RISC processor.	[12]
3.a) b)	 Explain the first miss penalty reduction technique in multilevel caches. Given the data below, what is the impact of second-level cache associativity on penalty? Hit time L₂ for direct mapped = 10 clock cycles. Two-way set associativity increases hit time by 0.1 clock cycles to 10.1 clock cycles. Local miss rate L₂ for direct mapped = 25% Local miss rate L₂ for two-way set associative = 20% 	
	• Miss penalty $L_2 = 100$ clock cycles.	[12]
4.a)	Explain instruction-level parallelism.	
b)	Explain dynamic scheduling with example.	[12]
5.	Explain pipeline scheduling and loop unrolling.	[12]
6.a) b)	Explain directory-based cache coherence protocols. Explain the performance of distributed shared-memory multi processors.	[12]
7.a) b)	Explain about ATM, wide area network. Explain the designing procedure of a cluster.	[12]
8.a) b)	Explain the Intel 1A-64 instruction set architecture. Explain the practical issues in interconnecting networks.	[12]
